With the high performance demand, recent embedded systems are mostly based on NoC (Network-on-Chip) 
Introduction
The multiprocessor System-on-Chip (MPSoC) is a system-on-a-chip which uses multiple processors (multi-core), usually targeted for embedded applications. It is used by platforms that contain multiple, usually heterogeneous processing elements (PEs). The first appearance of MPSoC has been since the early 1990s, with the development of technics, the number of PEs inside a chip is increasing day after day, which led to the complexity of interconnection topologies and communication infrastructure between PEs. The communication infrastructure can be bus-based, point-to-point or Network-on-Chip (NoC)-based. Thereinto, the NoC is the most advantageous communication infrastructure as it has several advantages over others.
NoC is a communication subsystem on a chip, NoC technology applies networking theory and methods to on-chip communication and brings notable improvements over conventional bus and crossbar interconnections. NoC improves the scalability of MPSoC, and the power efficiency of complex MPSoC compared to other designs.
Although NoC can borrow concepts and techniques from the well-established domain of computer networking, it is impractical to blindly reuse features of computer networks and symmetric multiprocessors. In particular, NoC switches should be small, energyefficient, and fast. The routing algorithms should be implemented by simple logic, and the number of data buffers should be minimal. Network topology and properties may be application-specific.
NoC is physically constituted of network adapters, routing nodes, and links allowing to connect the routing nodes [1] [2] . The fundamentals NoC components are shown as Fig. 1 .
Figure 1. The Fundamentals NoC Components
Network adapter is the implementation of the interface connecting routing node to network, whose role is interfacing cores and network in a standardized way. A network adapter contains two sub blocs: core interface and network interface. Routers constitute the most important element in the NoC architecture. They allow the implementation of the routing strategy and the flow control algorithm.
Topology of NoC means interconnections between the different nodes, which can be unidirectional or bidirectional. It can be regular like "Spidergon", "Mesh", "Torus" and "Tree" or irregular. Topology of Noc has a direct impact on its performances [3] . The "Spidergon" topology is based on an even number of nodes, where each node is connected, rather than to its two neighbors by unidirectional links [4] . "Mesh" is a simple topology which allows access to all resources. It is characterized by its scalability [5] . "Torus" is proposed to reduce latencies of "Mesh" topology while retaining its simplicity [6] . The only difference between the two topologies "Mesh" and "Torus" is that for "Torus", edge routers of one side are connected to edge routers of the opposite side. Each router in this topology is connected to 4 neighbor's routers and to a core through input/output channels. In the "Tree" topology, the routers are placed on the nodes and the terminals on the leaves [7] . Each node is defined by its two coordinates ( , ) np: n to indicate the node level, p to indicate its position.
Related Work
How to mapping applications' tasks onto MPSoC platform is the most important research field of MPSoC. It can be accomplished at either static (design-time) or dynamic (run-time) mapping techniques. In dynamic approaches, tasks are loaded into the system at run-time. In heterogeneous MPSoC, task migration is used to improve the performance by relocating a task from one PE to another PE. Task migration can also be used to insert a new task into the system at run-time [8] .
In view of some optimization criteria, such as reducing energy consumption and reducing total execution time, tasks are mapped onto the MPSoC platform. Static mapping techniques [9] [10] [11] for NoC-based MPSoC are presented for a long time, but static mapping techniques are not suitable for configuration change over time and requires run-time mapping of applications. Run-time mapping techniques are required for adaptive systems, such as networking and multimedia applications, where the workloads are dynamic. For dynamic mapping techniques, Chou [12] propose a run-time mapping strategy that allows homogeneous MPSoC system to better respond to real-time changes. Mehran [13] present a Dynamic Spiral Mapping heuristic algorithm for 2D mesh topologies, which try to place the communicating tasks close to each other. Others runtime mapping techniques for mapping tasks onto heterogeneous MPSoC also have been developed. Smit [14] present a run-time task assignment algorithm that maps a task before all other tasks that need the scarce resources for heterogeneous multi-core architectures. Faruque [15] present a run-time agent based distributed application
NoC-Based Target MPSoC Architecture
Our MPSoC is composed of 16 processing nodes connected by a 2-D Mesh Network on Chip as shown in Fig. 2 .
Figure 2. Our MPSoC Architecture
Each processing node was capable of supporting more than one either software tasks or hardware tasks. Software tasks execute in instruction set processors (ISP) and hardware tasks execute in reconfigurable areas (RA) or in dedicated IP-cores (IP). Among the available processing nodes, one of them is used as the Master Processor that is responsible for task mapping and scheduling. For propose of describe better our tasks scheduling algorithm, the abstract view of the NoC architecture can be shown in Figure 3 .
Figure 3. Abstract view of the NoC architecture
The PEs in the tiles of the NoC are heterogeneous. Because of the different performance, it would take different computation time and energy to execute the same task on different tiles.
For performance evaluation purposes, any task running on an embedded system can be described as a Communication Task Graph (CTG). The example can be seen right part of Figure 3 . Given a CTG and a target MPSoC architecture, one important problem is how to schedule the tasks onto the target architecture. It is always called as the "scheduling problem" for NoC architectures.
The task scheduling problem is a traditional topic, but almost all previous work focuses on maximizing the performance. The algorithms developed this way are not suitable for embedded applications, because in which a common objective is to minimize the energy consumption of systems. Moreover, most previous work neglects the inter-processors communication during the scheduling process, in fact considering communication effects is critical for NoC architectures. In this paper, a novel algorithm, whose primary objective of scheduling is minimizing the energy consumption for NoC architecture, is proposed.
Energy Modeling for NoC Architecture
In energy model for NoC, the bit energy ( bit E ) metric is defined as the energy consumed when one bit of data is transferred through the router. For NoC with buffers implemented by registers bit E should be calculated as follows: 
Where hops n is the number of routers the bit passes on its way from 
Formulation Definition of Scheduling Algorithm
Given the CTG of an application and a target NoC architecture, a feasible schedule such that the application energy consumption is minimized under performance constraints need to be proposed.
For scheduling algorithm, each task i t should firstly determine that which PE in the NoC should it be scheduled to, and the time slot when the task will be executed on the PE. Then, the time slot for all the communication transactions in the application should be determined. For example in Figure 3 , if 2 t and 3 t are both assigned to the same PE location (2,3), our algorithm should determine which one should be executed first, if tasks c on the link from PE (3,1) to PE (3,2).
To formulate better our algorithm, following terms are defined: Since finding optimal schedule for a multi-processor system that consumes the minimum energy is a NP-hard problem, a heuristic algorithm which is capable of finding satisfactory solutions with reasonable short computation time would be proposed in the following.
Energy-Aware Task Scheduling Algorithm
Our energy-aware scheduling algorithm is based on slack-budgeting which allocates more slack to those tasks whose mapping onto PEs has a larger impact on energy consumption; our proposed algorithm can be divided into the following three steps during scheduling:
Step 1. Budget slack allocation for each task 
i k Step 3. Revise procedure Since the optimization objective for our scheduling algorithm is the energy consumption minimization, there may be occasional deadline misses if just relying on aforementioned two steps. So a revise procedure which can be used to fix the missed deadlines is presented. The revise procedure has two main components: local task swapping (LTS) and global task migration (GTM). The relationship between LTS and GTM is shown in Figure 4 . In the LTS mode, the procedure would pick up each critical task and swap its order of execution with other non-critical tasks assigned to the same PE. It will let the critical tasks execute earlier than non-critical tasks so that the deadline misses can be reduced. If one PE is so heavily loaded that no matter how one change the execution order of the tasks on that PE, the deadline misses can not be fixed by LTS. In this case, GTM is used to identify a critical task and migrate it to other PEs. To reduce its impact on increase of energy, the destinations PEs are tried in the increasing order of the execution and communication energy. If the migration of the task reduces deadline misses, it would be accepted. Otherwise, the next task would be selected.
Experiment and Analysis
For evaluating effectiveness of our algorithm, several experiments on random task sets and a set of generic multimedia systems are implemented.
Random Benchmarks Experiment Results
Two categories of random benchmarks were generated using TGFF [18] . Each category contains 10 randomly generated benchmarks and there are around 500 tasks with about 1000 communication transactions in each benchmark.
Both of the two categories of benchmarks are to be scheduled onto a 8×8 heterogeneous NoC. For evaluating robustness of our algorithm, various parameters are used in TGFF to generate benchmarks with different topologies and task/communication distributions. To evaluate our algorithm, we implemented a standard Earliest Deadline First (EDF) scheduler and compared with two versions of our algorithm EAS and EASbase (with or without revise procedure) in terms of energy figures and deadline misses.
The comparison of energy consumption of the scheduling algorithms generated for two categories benchmarks is shown respectively in Figure 5 and Figure 6 . As shown in Figure 5 and Figure 6 , the energy generated by EDF consume, on average, 55% and 39% more energy compared to those generated by our algorithms, for category I and category II of benchmarks respectively.
Multimedia System Experiment Results
For evaluating our algorithm for real-world applications, a set of generic Multimedia System Benchmarks (MSB) is applied. The experimental system which we consider consists of an MP3/H263 audio/video (A/V) encoder pair. For seeing the trade-off between the energy savings and the performance constraints, the following experiment on the integrated MSB application is performed. Starting with a given encoding rate and decoding rate, we slowly increase encoding rate and decoding rate and then observe its impact on the energy savings, which are shown in Figure 7 .
Figure 3. Performance and Energy Tradeoff
From Figure 7 , we can note that as the performance requirements become more stringent, the schedule generated by EAS consumes more energy consumption as the scheduler has less flexibility in assigning and ordering the execution of tasks/communication.
Conclusion
In this paper, an efficient energy-aware scheduling algorithm which statically schedules tasks onto heterogeneous NoC architectures is proposed. Although our
